

ML610Q346/ML610346

8-bit Microcontroller with Voice Output Function

GENERAL DESCRIPTION

Equipped with an LAPIS Semiconductor original 8-bit CPU nX-U8/100, the ML610Q346/ML610346 is a high-performance 8-bit CMOS microcontroller that integrates a wide variety of peripherals such as an op-amp, 12-bit A/D converter, timer, synchronous serial port, UART, and voice output function. The nX-U8/100 CPU is capable of executing instructions efficiently on a one-instruction-per-clock-pulse basis through parallel processing by the 3-stage pipelined architecture. The microcontroller is also equipped with a flash memory that has achieved low voltage and low power consumption (at read) equivalent to mask ROMs, so it is best suited to battery-driven applications such as cellular phones. In addition, it has an on-chip debugging function, which allows software debugging/rewriting with the LSI mounted on the board.

FEATURES

• CPU

- 8-bit RISC CPU (CPU name: nX-U8/100)
- Instruction repertoire: 16-bit length instructions
- Instruction set: Transfer, arithmetic operations, comparison, logical operations, multiply/divide operations, bit manipulation, bit logical operations, jump, conditional jump, call return stack manipulation, and arithmetic shift instructions.
- Built-in on-chip debugging function
- Minimum instruction execution time:
 - 31.25 μ s (@ 32kHz system clock)
 - 0.244 µs (@ 4.096 MHz system clock)
- Internal memory
 - ML610Q346
 - Has 128-Kbyte flash memory (64K × 16-bit) built in. (including unusable 1KByte TEST area) ML610346
 - Has 128-Kbyte mask memory (64K × 16-bit) built in. (including unusable 1KByte TEST area)
 - Has 1-Kbyte RAM (1024×8 -bit) built in.
- Interrupt controller
 - Non-maskable interrupt: 2 sources (1 internal source and 1 external sources)
 - Maskable interrupt: 18 sources (10 internal sources and 8 external sources)
- Time-base counter
 - Low-speed side time-base counter × 1ch
 - High-speed side time-base counter × 1ch
- Watchdog timer
 - Generates a non-maskable interrupt upon the first overflow and a system reset occurs upon the second
 - Free-running
 - Selectable overflow period: 4 types (125 ms, 500 ms, 2 sec, 8 sec)
- Timer
 - 8-bit \times 2ch (16-bit configuration also enabled)



ML610Q346/346

- Voice output function
 - Voice synthesis method: HQ-ADPCM / 4-bit ADPCM2 / 8-bit non-linear PCM / 8-bit PCM / 16-bit PCM
 - Sampling frequency: 6.4/8/10.7/12.8/16/21.3/25.6/32 kHz
- Speaker amplifier output power
- $-1W(at 5\dot{V})$
- Synchronous serial port
 - Master/slave selectable
 - LSB/MSB-first selectable
 - 8-bit/16-bit length selectable
- UART
 - Half-Duplex Communication
 - $TXD/RXD \times 1$ channel
 - Bit length, with/without parity, odd/even parity, 1 or 2 stop bits
 - Positive/negative logic selectable
 - Built-in baud-rate generator
- Successive-approximation type A/D converter
 - 12-bit A/D converter
 - Input: 3ch
 - Conversion time: 26.86 µs per channel at 4.096 MHz
- Op-amp
 - 3ch
 - Composition is possible as reversal amplifier, reversed amplifier, and a comparator.
- General-purpose port
 - Input-only port \times 8ch
 - Output-only port × 4ch (those as secondary functions are also included)
 - Input-output port × 16ch (those as secondary functions are also included)
- Reset
 - Resetting by the RESET_N pin
 - Resetting upon power-on detection
 - Resetting upon WDT overflow detection
- Clock
 - Low-speed side clock
 - Built-in RC oscillator (32 kHz)
 - High-speed side clock
 - Crystal/ceramic oscillation (4.096 MHz), external clock
- Power management
 - HALT mode: Halts the execution of instructions issued by the CPU (the peripheral circuits continue operating)
 - STOP mode: Stops low-speed and high-speed oscillation (the CPU and the peripheral circuits stop operating)
 - Clock gear: Allows changing the frequency of the high-speed system clock by software (oscillator clock divided by 1, 2, 4, or 8)
 - Block Control Function: Power down (reset registers and stop clock supply) the circuits of unused peripherals.





- Shipment

 - 64-pin TQFP
 High-speed side clock : Crystal/ceramic oscillation (4.096 MHz) Flash Memory :ML610Q346-xxxTB (blank product: ML610Q346-NNNTB) Mask Memory :ML610346-xxxTB
 - High-speed side clock : external clock Flash Memory :ML610Q346J-xxxTB (blank product: ML610Q346J-NNNTB) Mask Memory :ML610346J-xxxTB

xxx: ROM code number

- Guaranteed operating range

 - Operating temperature: -40°C to +85°C
 Operating voltage: VDD = 2.2 to 5.5 V, SPVDD = 2.3 to 5.5 V, AVDD = 2.2 to 5.5 V (Be sure to apply the same voltage to V_{DD} and SPV_{DD} power supplies.)



BLOCK DIAGRAM

Figure 1 is a block diagram of the ML610Q346.

Symbols with an asterisk "*" indicate that each of them is the secondary or tertiary function of the corresponding port.




Figure 1 Block Diagram of ML610Q346



Figure 2 is a block diagram of the ML610346.

Symbols with an asterisk "*" indicate that each of them is the secondary or tertiary function of the corresponding port.





Figure 2 Block Diagram of ML610346



PIN CONFIGURATION

ML610Q346 TQFP package product




NC: No Connection

Figure 3 Pin Configuration of ML610Q346 Package Product



ML610346 TQFP package product



NC: No Connection


Figure 4 Pin Configuration of ML610346 Package Product



ML610Q346/346

LIST OF PINS

PAD	Primary function		Sec	condary	function	Tertiary function			
No	Pin name	I/O	Description	Pin name	I/O	Description	Pin name	I/O	Description
10,39	Vss		Negative power supply pin	_	_	_	_	_	_
53	V _{DD}		Positive power supply pin		_	_		_	_
56	V _{DDL}		Power supply for internal logic (internally generated)	_	_		_	_	_
48	SPV _{SS}		Negative power supply pin for built-in speaker amplifier	_		_		_	_
47	SPV _{DD}	—	Positive power supply pin for built-in speaker amplifier	_		_		_	—
29	AVss	_	Negative power supply pin for successive-approxima tion type ADC/OP-amp	_		_	_	_	_
31	AV _{DD}		Positive power supply pin for successive-approxima tion type ADC/OP-amp	—		_	—		_
1	V _{PP} (*)		Power supply pin for flash memory	—	—	_	—	—	_
16	TEST	I/O	Input/output pin for testing	—	—	_	—	—	
15	RESET_N	I	Reset input pin		—				—
54	OSC0	I	Connection pin for high-speed clock oscillation	_	_	_	_	_	_
55	OSC1	о	Connection pin for high-speed clock oscillation	P11	I	Input port	_	—	_
41	AOUT	0	LINE output						—
42	SPIN	I	Analog input to the built-in speaker amplifier	_	_	_	_		_
40	SG	0	Reference power supply pin of the built-in speaker amplifier		_	_	_	_	_
52	SPP	0	Positive output pin of the built-in speaker amplifier	_	_	_	_		_
51	SPM	0	Negative output pin of the built-in speaker amplifier	_	_		_	_	—
30	V_{REF}	_	Reference power supply pin for successive-approxima tion type ADC	_			_		_
28	AIN0	Ι	Successive-approxim ation type ADC input		—		—	—	_
27	AIN1	I	Successive-approxim ation type ADC input		_		_	—	
26	AIN2	Ι	Successive-approxim ation type ADC input		—		_	—	





PAD		Prima	ary function	Sec	condary	function	Tertiary function		unction
No	Pin name	I/O	Description	Pin name	I/O	Description	Pin name	I/O	Description
32	NMI	I	Input port, non-maskable interrupt			_	_		_
14	P00/EXI0	Ι	Input port / External interrupt		_	—		_	_
13	P01/EXI1	I	Input port / External interrupt		_	_		_	
12	P02/EXI2/ RXD0	I	Input port / External interrupt / UART0 data input	_		_	_		
11	P03/EXI3	I	Input port / External interrupt	_	_	—		_	—
9	P04/EXI4/ T0P0CK	I	Input port / External interrupt / Timer 0 external clock input	_	_	_	_	_	_
8	P05/EXI5/ T1P1CK	I	Input port / External interrupt / Timer 1 external clock input		_	—	_	_	_
7	P06/EXI6	Ι	Input port / External interrupt	_	_	_	—	_	—
6	P07/EXI7	I	Input port / External interrupt		—		—	—	_
36	P20/LED0	0	Output port / LED drive	LSCLK	0	Low-speed clock output	_	—	—
35	P21/LED1	0	Output port / LED drive	OUTCLK	0	high-speed clock output	_	_	—
34	P22/LED2	0	Output port / LED drive	_	_	_		_	—
33	P23/LED3	0	Output port / LED drive		—	_			_
60	P30	I/O	Input/output port	_					
59	P31	I/O	Input/output port	_	_	—	—	_	—
58	P32	I/O	Input/output port			—			_
57	P33	I/O	Input/output port		—			—	
46	P34	I/O	Input/output port		—			—	
45	P35	I/O	Input/output port			—			_
44	P36	I/O	Input/output port	LSCLK	0	Low-speed clock output	_	_	_
43	P37	I/O	Input/output port	OUTCLK	0	high-speed clock output	—	—	—
5	P40	I/O	Input/output port	_	—	_	SIN0	Ι	SSIO0 data input
4	P41	I/O	Input/output port	_	_	_	SCK0	I/O	SSIO0 synchronous clock input/output
3	P42	I/O	Input/output port	RXD0	Ι	UART0 data input	SOUT0	0	SSIO0 data output
2	P43	I/O	Input/output port	TXD0	0	UART0 data output	_	_	
64	P44/T0P0 CK	I/O	Input/output port, Timer 0 external clock input	_		_	SIN0	I	SSIO0 data input
63	P45/T1P1 CK	I/O	Input/output port, Timer 1 external clock input	_	_	_	SCK0	I/O	SSIO0 synchronous clock input/output
62	P46	I/O	Input/output port	_	_		SOUT0	0	SSIO0 data output
61	P47	I/O	Input/output port	_		_	—		· _



PAD	Primary function		Secondary function			Tertiary function			
No	Pin name	I/O	Description	Pin name	I/O	Description	Pin name	I/O	Description
17	MOP0_I1	Ι	Op-amp0 positive analog input	_		—	_	_	_
18	MOP0_I2	I	Op-amp0 negative analog input	_		_			_
19	MOP0_O	0	Op-amp0 analog output	_		_			_
20	MOP1_I1	I	Op-amp1 positive analog input	_		_			_
21	MOP1_I2	Ι	Op-amp1 negative analog input	_	_	_	_	_	—
22	MOP1_O	0	Op-amp1 analog output	_	_	_	_		—
23	MOP2_I1	I	Op-amp2 positive analog input	_	_	_	_		—
24	MOP2_I2	I	Op-amp2 negative analog input	_	_	_	_		
25	MOP2_O	0	Op-amp2 analog output	—	_	—	—		—

*: Applies to the ML610Q346.



PIN DESCRIPTION

Pin name			Primary/ Secondary/ Tertiary	Logic
Power supply				
V _{SS}	—	Negative power supply pin		—
V _{DD}		Positive power supply pin	_	
V _{DDL}	-	Positive power supply pin for internal logic (internally generated) Capacitors C_L (see measuring circuit 1) are connected between this pin and V_{SS} .	_	_
SPV _{SS}		Negative power supply pin for built-in speaker amplifier	_	
SPVDD	_	Positive power supply pin for built-in speaker amplifier	_	_
AV _{SS}	—	Negative power supply pin for successive-approximation type ADC/OP-amp	_	—
AV _{DD}	—	Positive power supply pin for successive-approximation type ADC/Op-amp		—
V _{PP} (*)	—	Power supply pin for flash memory	_	
Test				
TEST	I/O	Input/output pin for testing. Has a pull-down resistor built in.		Positive
System				
RESET_N	I	Reset input pin. When this pin is set to a "L" level, the device is placed in system reset mode and the internal circuit is initialized. If after that this pin is set to a "H" level, program execution starts. This pin has a pull-up resistor built in.	_	Negative
OSC0	I	Pins for connecting a crystal unit for high speed clock.	_	
OSC1	0	Connect a 4.096 MHz crystal unit (see Measuring Circuit 1) to these pins. Also, connect capacitors (C_{DH} and C_{GH}) between these pins and V_{SS} as required.	_	_
LSCLK	0	Low-speed clock output. This function is allocated to the secondary function of the P20 and P36 pins.	Secondary	—
OUTCLK	0	High-speed clock output. This function is allocated to the secondary function of the P21 and P37 pins.	Secondary	—
General-purpos	se Input	port		
P00–P07	Ι	General-purpose input ports.	Primary	Positive
General-purpos	se Outp	ut port		
P20–P23		General-purpose output ports. Provided with a secondary function. Cannot be used as ports if their secondary function is used.	Primary	Positive
General-purpos				1
P30–P37 P40–P47	I/O I/O	General-purpose input/output ports. Provided with a secondary function. Cannot be used as ports if their secondary function is used.	Primary	Positive

*Applies to the ML610Q346.



Pin name			Primary/ Secondary/ Tertiary	Logic	
UART					
TXD0	0	UART0 data output pin. Allocated to the secondary function of the P43 pin.	Secondary	Positive	
RXD0	I	UART0 data input pin. Allocated to the primary function of the P02 pin and the secondary function of the P42 pin.	Secondary	Positive	
Synchronous se	erial (S				
SINO	I	Synchronous serial data input pin. Allocated to the tertiary function of the P40 pin and P44 pins.	Tertiary	Positive	
SCK0	I/O	Synchronous serial clock input/output pin. Allocated to the tertiary function of the P41 and P45 pins.	Tertiary		
SOUT0	0	Synchronous serial data output pin. Allocated to the tertiary function of the P42 and P46 pins.	Tertiary	Positive	
External interru	pt				
NMI	I	External non-maskable interrupt input pin. The interrupt occurs on both the rising and falling edges.	Primary	Positive/ Negative	
EXI0–7	I	External maskable interrupt input pins. It is possible, for each bit, to specify whether the interrupt is enabled and select the interrupt edge by software. Allocated to the primary function of the P00–P07 pins.	Primary	Positive/ Negative	
Timer					
T0P0CK	I	External clock input pin for timer 0. Allocated to the primary function of the P04 and P44 pins.	Primary	_	
T1P1CK	I	External clock input pin for timer 1. Allocated to the primary function of the P05 and P45 pins.	Primary	_	
LED drive					
LED0–3	0	NMOS open drain pins to allow direct driving of LED. Allocated to the secondary function of the P20–P22 pins.	Primary	Positive/ Negative	
Voice output fur	nction				
AOUT	0	LINE output pin. When you use built-in speaker amplifier, connect with the SPIN pin.		—	
SPIN	I	Analog input pin of the internal speaker amplifier.		—	
SG	0	Reference voltage output pin of the internal speaker amplifier.	_		
SPP	0	Positive output pin of the internal speaker amplifier.			
SPM	0	Negative output pin of the internal speaker amplifier.	_		
	proxima	tion type A/D converter Reference power supply pin for the successive-approximation			
V _{REF}	_	type A/D converter.			
AIN0-AIN2	I	Analog inputs to Ch0 to Ch2 of the successive-approximation type A/D converter.			
Op-amp					
MOP0 I1	1	Positive analog input pins of the op-amp0.		—	
MOP0_12	1	Negative analog input pins of the op-amp0.		—	
MOP0_O	0	Analog output pins of the op-amp0.		—	
MOP1_I1	1	Positive analog input pins of the op-amp1.		—	
MOP1_I2	I	Negative analog input pins of the op-amp1.	—	—	
MOP1_0	0	Analog output pins of the op-amp1.	—	—	
MOP2_I1	1	Positive analog input pins of the op-amp2.		—	
MOP2_I2	I	Negative analog input pins of the op-amp2.		—	
MOP2_O	0	Analog output pins of the op-amp2.			



TERMINATION OF UNUSED PINS

How to Terminate Unused Pins

Pin	Recommended pin termination
V _{PP}	Open
RESET_N	Open
TEST	Open
AV _{DD}	V _{SS}
AV _{SS}	V _{SS}
V _{REF}	V _{SS}
AIN0 – AIN2	Open
SPV _{DD}	V _{SS}
SPV _{SS}	V _{SS}
AOUT	Open
SPIN	Open
SG	Open
SPP	Open
SPM	Open
P00–P07	V _{DD} or V _{SS}
P20–P23	Open
P30–P37	Open
P40–P47	Open
MOP0_I1	Open
MOP0_12	Open
MOP0_O	Open
MOP1_I1	Open
MOP1_I2	Open
MOP1_O	Open
MOP2_I1	Open
MOP2_I2	Open
MOP2_O	Open

Note:

It is recommended to configure the unused input ports and input/output ports as inputs with pull-down resistors/pull-up resistors or outputs since the supply current may become excessively large if those pins are left open in the high impedance input setting.



ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings

			$(V_{SS} = AV_{SS} = SPV_{SS} = 0V)$			
Parameter	Symbol	Condition	Rating	Unit		
Power supply voltage 1	V _{DD}	Ta = 25°C	-0.3 to +7.0	V		
Power supply voltage 2	AV _{DD}	Ta = 25°C	-0.3 to +7.0	V		
Power supply voltage 3	SPVDD	Ta = 25°C	-0.3 to +7.0	V		
Power supply voltage 4	V _{DDL}	Ta = 25°C	-0.3 to +3.6	V		
Power supply voltage 5	V _{PP}	Ta = 25°C	–0.3 to +9.5	V		
Input voltage	V _{IN}	Ta = 25°C	–0.3 to V _{DD} +0.3	V		
Output voltage	Vout	Ta = 25°C	–0.3 to V _{DD} +0.3	V		
Output current 1	I _{OUT1}	P03, P04, Ta = 25°C	-12 to +11	mA		
Output current 2	I _{OUT2}	P02, Ta = 25°C	-12 to +20	mA		
Power dissipation	PD	Ta = 25°C	861	mW		
Storage temperature	T _{STG}	_	-55 to +150	°C		

Recommended Operating Conditions

			$(V_{SS} = AV_{SS} = SPV_{SS} = 0V)$		
Parameter	Symbol	Condition	Range	Unit	
Operating temperature	T _{OP}	_	-40 to +85	°C	
	V _{DD}	_	2.2 to 5.5		
Operating voltage	SPVDD	_	2.3 to 5.5	V	
	AV _{DD}	_	2.2 to 5.5		
Operating frequency (CPU)	f _{OP}	—	27k to 4.2M	Hz	
High-speed crystal/ceramic oscillation frequency	f _{XTH}	_	4.0M, 4.096M	Hz	
High-speed crystal oscillation	C _{DH}	—	15 to 32	ъĘ	
external capacitor	C _{GH}	—	15 to 32	pF	
Capacitor externally connected to V_{DDL} pin	CL	_	10±30%	μF	
Capacitor externally connected to SG pin	C_{SG}	_	0.1±30%	μF	



Flash Memory Operating Conditions


			$(V_{SS} = AV_{SS} = S)$	$V_{SS} = SPV_{SS} = 0V$	
Parameter	Symbol	Condition	Range	Unit	
Operating temperature	T _{OP}	At write/erase	0 to +40	°C	
	V _{DD}	At write/erase (*1)	2.7 to 3.6		
Operating voltage	V _{DDL}	At write/erase (*1)	2.5 to 2.75	V	
	V _{PP}	At write/erase (*1)	7.7 to 8.3		
Maximum rewrite count	C _{EP}	_	80	times	
Data retention period	Y _{DR}	—	10	years	

*1: When writing data to, or erasing data from, flash ROM, it is necessary to apply a voltage within the range specified above to the V_{DDL} pin.

DC Characteristics (1 of 5)

			1u -	10 10 - 00			ise specified)
Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit	Measuring circuit
High-speed oscillation start time	T _{XTH}	—	—	2	20	ms	
Low-speed RC oscillator frequency	f_{LCR}	—	27.2k	32k	36.8k	Hz	
Reset pulse width	P _{RST}	_	100		_		1
Reset noise rejection pulse width	P _{NRST}	_	_	_	0.4	μS	
Time from power-on reset to power-up	T _{POR}	—	—	—	10	ms	

Reset







DC Characteristics (2 of 5)

$(V_{DD} = SPV_{DD} = 2.3 \text{ to } 5.5V, AV_{DD} = 2.2 \text{ to } 5.5V, V_{SS} = AV_{SS} = SPV_{SS} = 0V, \\ Ta = -40 \text{ to } +85^{\circ}C, \text{ unless otherwise specified})$

				10 10 00	0,011000		e opeomea)
Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit	Measuring circuit
LINE amplifier output load resistance	R _{LA}	At 1/2V _{DD} output	10			kΩ	
LINE amplifier output voltage range	V _{AD}	At output load	DV _{DD} ×1/6		DV _{DD} ×5/6	V	
SG output voltage	V_{SG}	_	0.95 × DV _{DD} /2	$DV_{DD}/2$	1.05 × DV _{DD} /2	V	
SG output resistance	Rsg	_	57	96	135	kΩ	
SPM, SPP output load resistance	Rlsp	_	8	_	_	Ω	
Speaker amplifier output	PSPO1	$SPV_{DD} = 3.3V,$ f = 1kHz, RSPO = 8 Ω , THD ≥ 10% At SPIN Input		0.5		W	1
power	PSPO2	SPV _{DD} = 5.0V, f = 1kHz, RSPO = 8Ω, THD ≥ 10% At SPIN Input		1		W	
Output offset voltage between SPM and SPP with no signal present	VOF	SPV _{DD} =3.0V, SPIN – SPM gain = +6dB With a load of 8Ω	-50	_	+50	mV	

Electrical Characteristics of Op-Amp

 $(V_{DD} = SPV_{DD} = AV_{DD} = 2.2 \text{ to } 5.5V, V_{SS} = SPV_{SS} = AV_{SS} = 0V, \\ Ta = -40 \text{ to } +85^{\circ}C, \text{ unless otherwise specified}$

						ecilieu)
Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
Supply current	lanca	VDD = 3.0V, one op-amp used		50	80	μA
	IDDOP	VDD = 5.0V, one op-amp used		60	90	μA
Input voltage range	V _{IP}	_	V _{SS} -0.1	_	AV _{DD} -1.2	V
High-level output voltage	V _{OH}	lf = -150μΑ	AV _{DD} -0.1	_	AV_{DD}	V
Low-level output voltage	V _{OL}	lf = -150μA	V_{SS}	_	V _{SS} +0.1	V
Input offset	V _{IO}	_		_	+10	mV
Output current	I _{OUT}	When configured as a non-inverting op-amp (Gain = 1) VDD = 3.0V, Vout = 0.5 to 1.8V	_	_	1	mA



DC Characteristics (3 of 5) ML610Q346

DC Characteristics	(5 01 5) 1	-	_D = AV _{DD} = 2.2 to Ta = -40 to +8					
Parameter	Symbol	Condition		Min.	Тур.	Max.	Unit	Meas uring circuit
		CPU: In STOP state.	Ta ≤ +40°C	_	0.5	2.0		
Supply current 1	IDD1	Low-speed/high-speed oscillation: stopped	Ta ≤ +85°C		0.5	8		
Current 2		CPU: In HALT state (LTBC: Operating ^{*3})	Ta ≤ +40°C		1.5	3.0	μA	
Supply current 2	IDD2	High-speed oscillation:Stopped	Ta ≤ +85°C	_	1.5	10		
Supply current 3	IDD3	CPU: Running at 32 kHz* ¹ High-speed oscillation: Stop	pped	_	10	35		
Supply surrent 4	IDD4	CPU: Running at	V _{DD} = AV _{DD} = SPV _{DD} = 3.0V	_	1.7	4		-
Supply current 4	IDD4	4.096MHz Crystal/ceramic oscillating mode* ²	V _{DD} = AV _{DD} = SPV _{DD} = 5.0V	_	2.2	4		1
Supply current 5	IDD5	CPU: Running at 4.096MHz Crystal/ceramic oscillating mode ^{*2}	V _{DD} = AV _{DD} = SPV _{DD} = 3.0V	—	3	12	mA	
		During voice playback (no output load)	V _{DD} = AV _{DD} = SPV _{DD} = 5.0V	_	8	12		
Supply ourront 6	Supply current 6 IDD6 4.0	CPU: Running at 4.096MHz Crystal/ceramic	V _{DD} = AV _{DD} = SPV _{DD} = 3.0V	_	1.9	5.5		
		oscillating mode ^{*2} ADC: Operating	V _{DD} = AV _{DD} = SPV _{DD} = 5.0V		3.2	5.5		

*1: Case when the CPU operating rate is 100% (with no HALT state) *² : Use 4.096MHz Crystal Oscillator CHC49SFWB (Kyocera). *³ : Significant bits of BLKCON0~BLKCON4 registers are all "1".



DC Characteristics (3 of 5) ML610346

			Ta = -40 to +8	<u>35°C, ur</u>	nless of	herwise	specifi	ed)
Parameter	Symbol	Condition		Min.	Тур.	Max.	Unit	Meas uring circuit
		CPU: In STOP state.	$Ta \le +40^{\circ}C$	_	0.5	2.0		
Supply current 1	IDD1	Low-speed/high-speed oscillation: stopped	Ta ≤ +85°C	—	0.5	8		
Supply current 2	IDD2	CPU: In HALT state (LTBC: Operating ^{*3})	Ta ≤ +40°C	_	1.2	3.0	μA	
	1002	High-speed oscillation:Stopped	Ta ≤ +85°C	—	1.2	10		
Supply current 3	IDD3	CPU: Running at 32 kHz* ¹ High-speed oscillation: Stop	ped	_	5	35		
Current a		CPU: Running at	V _{DD} = AV _{DD} = SPV _{DD} = 3.0V	_	1	4		
Supply current 4	IDD4	4.096MHz Crystal/ceramic oscillating mode* ²	V _{DD} = AV _{DD} = SPV _{DD} = 5.0V	_	2	4		1
Supply current 5	IDD5	CPU: Running at 4.096MHz Crystal/ceramic oscillating mode ^{*2}	V _{DD} = AV _{DD} = SPV _{DD} = 3.0V		2.8	12	mA	
		During voice playback (no output load)	V _{DD} = AV _{DD} = SPV _{DD} = 5.0V	_	8	12		
		CPU: Running at 4.096MHz Crystal/ceramic	V _{DD} = AV _{DD} = SPV _{DD} = 3.0V	_	1.1	5.5		
Supply current 6	current 6 IDD6 oscillating mode* ² ADC: Operating		V _{DD} = AV _{DD} = SPV _{DD} = 5.0V	—	2.3	5.5		

 $(V_{DD} = SPV_{DD} = AV_{DD} = 2.2 \text{ to } 5.5V, V_{SS} = AV_{SS} = SPV_{SS} = 0V,$ Ta = -40 to +85°C, unless otherwise specified)

*1: Case when the CPU operating rate is 100% (with no HALT state) *² : Use 4.096MHz Crystal Oscillator CHC49SFWB (Kyocera). *³ : Significant bits of BLKCON0~BLKCON4 registers are all "1".



DC Characteristics (4 of 5)

	1		1a -	-40 10 1	05 C, U	111633 01		e specified)
Parameter	Symbol	Cor	ndition	Min.	Тур.	Max.	Unit	Measuring circuit
Output voltage 1 (P20–P23)	VOH1	IOH1 =	= –0.5mA	V _{DD} -0.5		_		
(P30–P37) (P40–P47)	VOL1	IOL1 =	+0.5mA	_	—	0.5	v	2
Output voltage 2	VOL2	When LED drive	$\begin{array}{l} \text{IOL2 = +5mA} \\ \text{V}_{\text{DD}} \geq 2.2 \text{V} \end{array}$	_		0.5		-
(P20–P23)	VOLZ	mode is selected	$\begin{array}{l} \text{IOL2 = +8mA} \\ \text{V}_{\text{DD}} \geq 2.3 \text{V} \end{array}$			0.5		
Output leakage current	ЮОН	VOH = V _{DD} (in hi	gh-impedance state)	—	—	1		
(P20–P23) (P30–P37) (P40–P47)	IOOL	VOL = V _{SS} (in hig	h-impedance state)	-1		_	μA	3
Input current 1	IIH1	VIH1	= V _{DD}	0	—	-1		
(RESET_N)	IIL1	VIL1	= V _{SS}	-1500	-300	-20		
Input current 2	IIH2	VIH2 = V _{DD} (wi	nen pulled down)	2	30	250		
(NMI) (P00–P07)	IIL2	VIL2 = V _{SS} (v	vhen pulled up)	-250	-30	-2		
(P11)	IIH2Z	VIH2 = V_{DD} (in high-impedance state)		—		1	μA	4
(P30–P37) (P40–P47)	IIL2Z	VIL2 = V _{SS} (in high-impedance state)		-1	_			
Input current 3	IIH3	VIH3	VIH3 = V _{DD}		300	1500		
(TEST)	IIL3	VIL3	B = V _{SS}	-1	—	_		




DC Characteristics (5 of 5)

$(V_{DD} = SPV_{DD} = AV_{DD} = 2.2 \text{ to } 5.5V, V_{SS} = AV_{SS} = SPV_{SS} = 0V,$
$T_{2} = -40$ to +85°C unless otherwise specified)

			$a = -40 \mathrm{lc}$) +05°C,	uniess o	therwise	e specified)
Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit	Measuring circuit
Input voltage 1 (RESET_N) (TEST)	VIH1	—	0.7× V _{DD}	—	V_{DD}		
(NMI) (P00–P07) (P11) (P30–P37) (P40–P47)	VIL1	-	0		0.3× V _{DD}	V	5
Hysteresis width (RESET_N) (TEST) (NMI) (P00–P07) (P11) (P30–P37) (P40–P47)	ΔVΤ	_	0.05× V _{DD}		0.4× V _{DD}	v	5
Input pin capacitance (NMI) (P00–P07) (P11) (P30–P37) (P40–P47)	CIN	f = 10kHz V _{rms} = 50mV Ta = 25°C		_	10	pF	_


Hysteresis Width






Measuring Circuits

Measuring circuit 1



Measuring circuit 2




*1: Input logic circuit to determine the specified measuring conditions.*2: Measured at the specified output pins.




ML610Q346/346

Measuring circuit 3



*1: Input logic circuit to determine the specified measuring conditions.*2: Measured at the specified output pins.


Measuring circuit 4



*3: Measured at the specified input pins.



Measuring circuit 5



*1: Input logic circuit to determine the specified measuring conditions.



AC Characteristics (External Interrupt)

 $(V_{DD} = SPV_{DD} = AV_{DD} = 2.2 \text{ to } 5.5V, V_{SS} = AV_{SS} = SPV_{SS} = 0V,$ Ta = -40 to +85°C, unless otherwise specified)

		1a = -401	10 +85°C, U	niess ot	nerwise sp	ecinea)
Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
External interrupt disable period	T _{NUL}	Interrupt: Enabled (MIE = 1), CPU: NOP operation	2.5× sysclk		3.5× sysclk	μS

P00–P07 (Rising-edge interrupt)	
P00–P07 (Falling-edge interrupt)	
NMI, P00–P07 (Both-edge interrupt)	




AC Characteristics (Synchronous Serial Port)

 $(V_{DD} = SPV_{DD} = AV_{DD} = 2.2 \text{ to } 5.5V, V_{SS} = SPV_{SS} = AV_{SS} = 0V,$ Ta = -40 to +85°C, unless otherwise specified)

	I a = -40 to +85°C, unless otherwise specin					<u> </u>
Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
SCK input cycle	+	High-speed oscillation stopped	10	_	_	μS
(slave mode)	t _{SCYC}	During high-speed oscillation	500	—	_	ns
SCK output cycle (master mode)	t _{scyc}	—	_	SCK ^(*1)	_	sec
SCK input pulse width		High-speed oscillation stopped	4			μS
(slave mode)	t _{sw}	During high-speed oscillation	200	—	—	ns
SCK output pulse width	t _{sw}		SCK ^(*1)	SCK ^(*1)	SCK ^(*1)	sec
(master mode)	•500		×0.4	×0.5	×0.6	
SOUT output delay time	t _{SD}			_	180	ns
(slave mode)	1 3D					
SOUT output delay time	t _{SD}		_		80	ns
(master mode)	^{LSD}				00	115
SIN input setup time	+		50			ns
(slave mode)	t _{ss}		- 50			115
SIN input hold time	t _{sн}		50	—	—	ns

*1: Clock period selected by S0CK3–0 of the serial port 0 mode register (SIO0MOD1)




*: Indicates the secondary function of the corresponding port.



Electrical Characteristics of Successive Approximation Type A/D Converter $(V_{DD} = SPV_{DD} = AV_{DD} = 2.2 \text{ to } 5.5V, V_{SS} = SPV_{SS} = AV_{SS} = 0V,$


		Ta = -40 to +8	5°C, unl	ess othe	rwise sp	ecified)
Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
Resolution	n	—	—	_	12	bits
Integral non-linearity error	IDL	$2.7V \le V_{REF} \le 5.5V$	-4	_	+4	
	IDL	$2.2V \leq V_{REF} \leq 2.7V$	-6	_	+6	
Differential non-linearity	DNL	$2.7V \le V_{REF} \le 5.5V$	-3		+3	LSB
error	DINL	$2.2V \leq V_{REF} \leq 2.7V$	-5	_	+5	LOD
Zero-scale error	VOFF	_	-6	_	+6	
Full-scale error	FSE	—	-6	_	+6	
Reference voltage	V _{REF}	—	2.2	_	AV_{DD}	V
		SACK=0		25		
Conversion time	+	(HSCLK=375kHz to 625MHz)	_	25	_	φ/CH
	t _{CONV}	SACK=1		110		ψ/ΟΠ
		(HSCLK=1.5MHz to 4.2MHz)	— 112		_	

φ: Period of high-speed clock (HSCLK)





PACKAGE DIMENSIONS



Notes for Mounting the Surface Mount Type Package

The surface mount type packages are very susceptible to heat in reflow mounting and humidity absorbed in storage. Therefore, before you perform reflow mounting, contact ROHM's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).

The heat resistance (example) of this LSI is shown below. Heat resistance (θ Ja) changes with the size and the number of layers of a substrate.

РСВ	JEDEC (W/L/t=76.2/114.5/1.6(mm))
PCB Layer	4L
Air cooling conditions	Calm(0m/sec)
Heat resistance(0Ja)	50[°C/W]
Power consumption of Chip PMax at OutputPower 1W (5V)	0.818[W]
Power consumption of Chip PMax at OutputPower 0.5W (3.3V)	0.283[W]

TjMax of this LSI is 125°C. TjMax is expressed with the following formulas.

 $TjMax = TaMax + \theta Ja \times PMax$



REVISION HISTORY

		Page		
Document No.	Date	Previous Edition	Current Edition	Description
FEDL610Q346FULL-01	Jan 7, 2010	-	-	Formally edition 1



NOTICE

No copying or reproduction of this document, in part or in whole, is permitted without the consent of LAPIS Semiconductor Co., Ltd.

The content specified herein is subject to change for improvement without notice.

The content specified herein is for the purpose of introducing LAPIS Semiconductor's products (hereinafter "Products"). If you wish to use any such Product, please be sure to refer to the specifications, which can be obtained from LAPIS Semiconductor upon request.

Examples of application circuits, circuit constants and any other information contained herein illustrate the standard usage and operations of the Products. The peripheral conditions must be taken into account when designing circuits for mass production.

Great care was taken in ensuring the accuracy of the information specified in this document. However, should you incur any damage arising from any inaccuracy or misprint of such information, LAPIS Semiconductor shall bear no responsibility for such damage.

The technical information specified herein is intended only to show the typical functions of and examples of application circuits for the Products. LAPIS Semiconductor does not grant you, explicitly or implicitly, any license to use or exercise intellectual property or other rights held by LAPIS Semiconductor and other parties. LAPIS Semiconductor shall bear no responsibility whatsoever for any dispute arising from the use of such technical information.

The Products specified in this document are intended to be used with general-use electronic equipment or devices (such as audio visual equipment, office-automation equipment, communication devices, electronic appliances and amusement devices).

The Products specified in this document are not designed to be radiation tolerant.

While LAPIS Semiconductor always makes efforts to enhance the quality and reliability of its Products, a Product may fail or malfunction for a variety of reasons.

Please be sure to implement in your equipment using the Products safety measures to guard against the possibility of physical injury, fire or any other damage caused in the event of the failure of any Product, such as derating, redundancy, fire control and fail-safe designs. LAPIS Semiconductor shall bear no responsibility whatsoever for your use of any Product outside of the prescribed scope or not in accordance with the instruction manual.

The Products are not designed or manufactured to be used with any equipment, device or system which requires an extremely high level of reliability the failure or malfunction of which may result in a direct threat to human life or create a risk of human injury (such as a medical instrument, transportation equipment, aerospace machinery, nuclear-reactor controller, fuel-controller or other safety device). LAPIS Semiconductor shall bear no responsibility in any way for use of any of the Products for the above special purposes. If a Product is intended to be used for any such special purpose, please contact a ROHM sales representative before purchasing.

If you intend to export or ship overseas any Product or technology specified herein that may be controlled under the Foreign Exchange and the Foreign Trade Law, you will be required to obtain a license or permit under the Law.

Copyright 2008 - 2011 LAPIS Semiconductor Co., Ltd.